DFT Engineer

Start applying with LinkedIn

Start

Please wait...

DFT Engineer

Mountain View

California

7/21/26

Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients’ most complex digital transformation needs. Leveraging our holistic portfolio of capabilities in consulting, design, engineering, and operations, we help clients realize their boldest ambitions and build future-ready, sustainable businesses. With over 230,000 employees and business partners across 65 countries, we deliver on the promise of helping our customers, colleagues, and communities thrive in an ever-changing world. For additional information, visit us at www.wipro.com.

We are seeking a DFT Engineer with hands-on experience in Scan, MBIST, ATPG generation, and pattern simulation for complex SoC/IP designs. Key Responsibilities • Develop and implement Design-for-Test (DFT) architecture for IPs and SoCs. • Perform Scan insertion and Scan chain verification. • Integrate and validate MBIST solutions for embedded memories. • Generate ATPG patterns for stuck-at, transition, and other manufacturing fault models. • Execute ATPG simulation and pattern verification to ensure coverage and pattern quality. • Analyze and improve fault coverage while reducing pattern count. • Debug DFT-related issues during implementation and verification. • Collaborate with RTL, Physical Design, Verification, and Test Engineering teams. • Support silicon bring-up and production test activities when required. Required Skills • Strong understanding of DFT fundamentals. • Hands-on experience in: o Scan Architecture o Scan Insertion o Scan Compression o MBIST Integration o ATPG Pattern Generation o ATPG Simulation o Fault Coverage Analysis o DFT Verification • Experience with industry-standard