Physcial Design Engineer
Wipro
- Location
- Mountain View, USA-CA, USA, 94043<br/>
- Work model
- On-Site
- Level
- Mid
- H-1B history
- 906 approvals (FY2023)
- Posted
- 2d ago
About this role
Job Description
Start applying with LinkedIn
Start
Please wait...
Job Title
Physcial Design Engineer
City
Mountain View
State/Province
California
Posting Start Date
8/6/26
Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients’ most complex digital transformation needs. Leveraging our holistic portfolio of capabilities in consulting, design, engineering, and operations, we help clients realize their boldest ambitions and build future-ready, sustainable businesses. With over 230,000 employees and business partners across 65 countries, we deliver on the promise of helping our customers, colleagues, and communities thrive in an ever-changing world. For additional information, visit us at www.wipro.com.
Job Description
We are looking for a Physical Design Engineer with strong expertise in Place & Route (PnR), Power Performance-Area (PPA) optimization, and timing convergence for advanced technology nodes. Key Responsibilities
Drive block-level physical design implementation from netlist to GDSII. Perform floorplanning, power planning, placement, clock tree synthesis (CTS), routing, and physical verification. Optimize designs for Power, Performance, and Area (PPA) targets. Achieve timing closure across multiple corners and modes. Analyze and resolve setup, hold, transition, capacitance, and noise violations. Develop and maintain timing constraints (SDC) and STA signoff methodologies. Perform EMIR (Electromigration & IR Drop) analysis and closure. Collaborate with RTL, DFT, STA, and Signoff teams to ensure successful tapeout. Debug physical design issues and drive design convergence within project schedules.
Required Skills
Strong experience in Physical Design and PnR flow. Hands-on expertise in:
Floorplanning Placement & Optimization Clock Tree Synthesis (CTS) Routing Timing Closure Static Timing